IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Edit Your Profile

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation Journal

publication venue for

FPGA-prototypes of differential-form 2D-IIR systolic-array DSP architectures for multi-beam plane-wave filters 2010

International Standard Serial Number (ISSN)

1520-6130