A single-channel architecture for algebraic integer-based 8×8 2-D DCT computation Article

Edirisuriya, A, Madanayake, A, Cintra, RJ et al. (2013). A single-channel architecture for algebraic integer-based 8×8 2-D DCT computation . 23(12), 2083-2089. 10.1109/TCSVT.2013.2270397

cited authors

  • Edirisuriya, A; Madanayake, A; Cintra, RJ; Dimitrov, VS; Rajapaksha, N


  • An area efficient row-parallel architecture is proposed for the real-time implementation of bivariate algebraic integer (AI) encoded 2-D discrete cosine transform (DCT) for image and video processing. The proposed architecture computes 8×8 2-D DCT transform based on the Arai DCT algorithm. An improved fast algorithm for AI-based 1-D DCT computation is proposed along with a single channel 2-D DCT architecture. The design improves on the four-channel AI DCT architecture that was published recently by reducing the number of integer channels to one and the number of eight-point 1-D DCT cores from five down to two. The architecture offers exact computation of 8×8 blocks of the 2-D DCT coefficients up to the FRS, which converts the coefficients from the AI representation to fixed-point format using the method of expansion factors. Prototype circuits corresponding to FRS blocks based on two expansion factors are realized, tested, and verified on FPGA-chip, using a Xilinx Virtex-6 XC6VLX240T device. Post place-and-route results show a 20% reduction in terms of area compared to the 2-D DCT architecture requiring five 1-D AI cores. The area-time and areatime2 complexity metrics are also reduced by 23% and 22% respectively for designs with eight-bit input word length. The digital realizations are simulated up to place and route for ASICs using 45 nm CMOS standard cells. The maximum estimated clock rate is 951 MHz for the CMOS realizations indicating 7.608.109 pixels/s and a 8×8 block rate of 118.875 MHz. © 2013 IEEE.

publication date

  • December 1, 2013

Digital Object Identifier (DOI)

start page

  • 2083

end page

  • 2089


  • 23


  • 12