This paper presents several current interconnection issues as well as future technological directions for improved interconnection/communication performance. The physical hierarchy o interconnections and the corresponding communication environment are highlighted. General issues concerning chip-to-chip and on-chip interconnections are reviewed, with particular emphasis on chip or wafer-level clock distribution. Finally, wafer-scale related system modules and optical interconnections are discussed from a 'macro-integration' perspective.
