Parallel Bit-Level Pipelined VLSI Designs for High-Speed Signal Processing Article

Hatamian, M, Cash, GL. (1987). Parallel Bit-Level Pipelined VLSI Designs for High-Speed Signal Processing . 75(9), 1192-1202. 10.1109/PROC.1987.13872

cited authors

  • Hatamian, M; Cash, GL

authors

abstract

  • This paper explores the potential of bit-level pipelined VLSI for high-speed signal processing. We discuss issues involved in designing such fully pipelined architectures. These include clock skew, clock distribution networks, buffering, timing simulation, area overhead due to pipelining, and testing. A total of six bit-level pipelined designs, including a multiplier, an FIR filter block, and a multichannel multiply-accumulate/add chip, have now been fabricated in CMOS technology. These chips have been tested both for functionality and speed. The results of these tests and the applications of these chips are presented and discussed. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc.

publication date

  • January 1, 1987

Digital Object Identifier (DOI)

start page

  • 1192

end page

  • 1202

volume

  • 75

issue

  • 9