The VLSI design of a 16-tap finite impulse response (FIR) filter chip with programmable line delays for video applications is described. The chip is fabricated in 0.9-μm CMOS technology. It is tested at sample rates up to 65 MHz. The chip contains about 600,000 devices in less than 22 mm2 of silicon area.